

## 256K x 32 x 2 (16-Mbit) SYNCHRONOUS GRAPHICS RAM

ADVANCE INFORMATION  
SEPTEMBER 1998

### FEATURES

- 256,144 words x 32 bits x 2-bank organization
- All inputs are sampled at the positive going edge of the system clock
- Dual internal bank control
- Single 3.3V  $\pm$  3V power supply
- Programmable mode register
  - Burst length (1, 2, 4, 8, and full page)
  - CAS latency (2 and 3)
  - Burst type: Sequential and Interleave
- Burst Read single-bit Write Operation
- Refresh capability
  - Auto, self-refresh
- 2,048 refresh cycles/32 ms
- LVTTTL compatible inputs and outputs
- 100-pin PQFP (14mm x 20mm)

### GRAPHIC FEATURES

- SMRS cycle
  - Load mask register
  - Load color register
- Write per bit (old mask)
- Block write (eight columns)

### DESCRIPTION

The ISSI IS42G32256 is a high-speed 16-Mbit CMOS Synchronous Graphics RAM organized as 256K words x 32 bits x 2 banks. With SGRAM, all input and output signals are synchronized with the rising edge of the system clock. Programmable Mode Register and Special Registers provide a choice of Read or Write burst lengths of 1, 2, 4, or 8 locations or a Full Page with burst termination options. The SGRAM performance is enhanced with the Write-per-bit (WPB) and eight columns of Block Write functions.

The IS42G32256 is ideal for high-performance, high-bandwidth applications including workstation graphics, set top box, games, and PC-2D/3D graphic applications.

Table 1. Key Timing Parameters

Symbol	Parameter	-7	-8	-10	Units
t <sub>CK</sub>	Clock Cycle Time	7	8	10	ns
	Access Time @ CL = 3	6	6.5	7	ns
	Operating Frequency	143	125	100	MHz




Figure 1. IS42G32256 Functional Block Diagram




Figure 2. IS42G32256 Pin Configuration, 100-pin PQFP

Table 2. Pin Descriptions

Symbol	Pin Number	I/O	Name and Function
A0-A9	30-34, 47-51	I	<b>Address:</b> Row/Column addresses are multiplexed on the same pins. Row address: RA0-RA9 Column address: CA0-CA7
A10/BP	29	I	<b>Bank Select Address:</b> Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{CAS}}$	26	I	<b>Column Address Strobe:</b> Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
CKE	54	I	<b>Clock Enable:</b> Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one clock + t <sub>CKS</sub> prior to new command. Disable input buffers for power down in standby.
CLK	55	I	<b>System Clock:</b> Active on the positive going edge to sample all inputs.
$\overline{\text{CS}}$	28	I	<b>Chip Select:</b> Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM <sub>x</sub> .
DQ0-DQ31	1, 3-4, 6-7, 9-10, 12-13, 17-18, 20-21, 60-61, 63-64, 68-69, 71-72, 74-75, 77-78, 81-81, 83-84, 97-98, 100	I/O	<b>Data Input/Output:</b> Data Inputs/Outputs are multiplexed on the same pins.
DQM0-DQM3	23-24, 56-57	I/O	<b>Data Input/Output Mask:</b> Makes data output Hi-Z, t <sub>SHZ</sub> after the clock and masks the output. Blocks data input when DQM active. (Byte Masking)
DSF	53		<b>Define Special Function:</b> Enables write per bit, block write and special mode register set.
$\overline{\text{RAS}}$	27	I	<b>Row Address Strobe:</b> Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access and precharge.
$\overline{\text{WE}}$	25	I	<b>Write Enable:</b> Enables write operation and row precharge.
V <sub>CCQ</sub>	2, 8, 14, 22, 59, 67, 73, 76, 79		Supplies voltage for data output
V <sub>CC</sub>	15, 35, 65, 96		Power Supply Voltage
GND <sub>Q</sub>	5, 11, 19, 62, 70, 82, 99		Ground for D <sub>Q</sub>
GND	16, 46, 66, 85		Ground
NC	36-45, 52, 58, 86-95		No connect

Table 3. Frequency vs. AC Parameter Relationships

IS42G32256: 7 ns (Unit: number of clocks)

Frequency	$\overline{\text{CAS}}$ Latency	t <sub>RC</sub> 63 ns	t <sub>RAS</sub> 42 ns	t <sub>RP</sub> 21 ns	t <sub>RRD</sub> 14 ns	t <sub>RCD</sub> 20 ns	t <sub>CCD</sub> 7 ns	t <sub>CDL</sub> 7 ns	t <sub>RDL</sub> 7 ns
143 MHz (7 ns)	3	9	6	3	2	3	1	1	1
125 MHz (8 ns)	3	8	6	3	2	3	1	1	1
100 MHz (10 ns)	2	7	5	3	2	2	1	1	1
83 MHz (12 ns)	2	6	4	2	2	2	1	1	1
75 MHz (13.4 ns)	2	5	4	2	2	2	1	1	1
66 MHz (15 ns)	2	5	3	2	1	2	1	1	1

IS42G32256: 8 ns (Unit: number of clocks)

Frequency	$\overline{\text{CAS}}$ Latency	t <sub>RC</sub> 70 ns	t <sub>RAS</sub> 48 ns	t <sub>RP</sub> 24 ns	t <sub>RRD</sub> 16 ns	t <sub>RCD</sub> 20 ns	t <sub>CCD</sub> 8 ns	t <sub>CDL</sub> 8 ns	t <sub>RDL</sub> 8 ns
125 MHz (8 ns)	3	9	6	3	2	3	1	1	1
100 MHz (10 ns)	3	8	5	3	2	2	1	1	1
83 MHz (12 ns)	2	6	4	2	2	2	1	1	1
75 MHz (13.4 ns)	2	6	4	2	2	2	1	1	1
66 MHz (15 ns)	2	5	4	2	2	2	1	1	1
50 MHz (20 ns)	2	4	3	2	1	1	1	1	1

IS42G32256: 10 ns (Unit: number of clocks)

Frequency	$\overline{\text{CAS}}$ Latency	t <sub>RC</sub> 80 ns	t <sub>RAS</sub> 50 ns	t <sub>RP</sub> 26 ns	t <sub>RRD</sub> 20 ns	t <sub>RCD</sub> 20 ns	t <sub>CCD</sub> 10 ns	t <sub>CDL</sub> 10 ns	t <sub>RDL</sub> 10 ns
100 MHz (10 ns)	3	8	5	3	2	2	2	1	1
83 MHz (12 ns)	3	7	5	3	2	2	2	1	1
71 MHz (14 ns)	2	6	4	2	2	2	2	1	1
66 MHz (15 ns)	2	6	4	2	2	2	2	1	1
50 MHz (20 ns)	2	4	3	2	1	1	1	1	1
40 MHz (25 ns)	2	4	2	2	1	1	1	1	1

Table 4. Truth Table

Function	CKEn-1	CKEn	$\overline{CS}$	RAS	$\overline{CAS}$	$\overline{WE}$	DSF	DQM	A10	A9	A8-A0
Mode Register Set <sup>(2,3)</sup>	H	X	L	L	L	L	L	X	OP CODE		
Special Mode Register Set <sup>(2,3,8)</sup>	H	X	L	L	L	L	H	X	OP CODE		
Auto Refresh <sup>(4)</sup>	H	H	L	L	L	H	L	X	X	X	X
Self Refresh, Entry <sup>(4)</sup>	H	L	L	L	L	H	L	X	X	X	X
Self Refresh, Exit <sup>(4)</sup>	L	H	L	H	H	H	X	X	X	X	X
	L	H	H	X	X	X	X	X	X	X	X
Bank Active/Row Address Write Per Bit Disable <sup>(5,6)</sup>	H	X	L	L	H	H	L	X	V	Row Address	
Bank Active/Row Address Write Per Bit Enable <sup>(5,6,10)</sup>	H	X	L	L	H	H	H	X	V	Row Address	
Read and Column Address Auto Precharge Disable <sup>(5)</sup>	H	X	L	H	L	H	L	X	V	L	Column Address
Read and Column Address Auto Precharge Enable <sup>(5,6)</sup>	H	X	L	H	L	H	L	X	V	H	Column Address
Write and Column Address Auto Precharge Disable <sup>(5,6)</sup>	H	X	L	H	L	L	L	X	V	L	Column Address
Write and Column Address Auto Precharge Enable <sup>(5,6,7,10)</sup>	H	X	L	H	L	L	L	X	V	H	Column Address
Block Write and Column Address Auto Precharge Disable <sup>(5,6)</sup>	H	X	L	H	L	L	H	X	V	L	Column Address
Block Write and Column Address Auto Precharge Enable <sup>(5,6,7,10)</sup>	H	X	L	H	L	L	H	X	V	H	Column Address
Burst Stop <sup>(8)</sup>	H	X	L	H	H	L	L	X	X	X	X
Precharge Bank Selection	H	X	L	L	H	L	L	X	V	L	X
Precharge Both Banks	H	X	L	L	H	L	L	X	X	H	X
Clock Suspend or Active Power Down Entry	H	L	L	H	H	H	X	X	X	X	X
	H	L	H	X	X	X	X	X	X	X	X
Clock Suspend or Active Power Down Exit	L	H	X	X	X	X	X	X	X	X	X
Precharge Power Down Mode Entry	H	L	L	H	H	H	X	X	X	X	X
	H	L	H	X	X	X	X	X	X	X	X
Precharge Power Down Mode Exit	L	H	L	V	V	V	V	X	X	X	X
	L	H	H	X	X	X	X	X	X	X	X
DQM <sup>(9)</sup>	H	X	X	X	X	X	X	V	X	X	X
No Operation Command	H	X	L	H	H	H	X	X	X	X	X
	H	X	H	X	X	X	X	X	X	X	X

**Notes:**

1. V = Valid, X = Don't Care, H = Logic High, L = Logic Low
2. OP Code: Operand Code; A0-A10: Program keys (@MRS); A5, A6: LMR or LCR select. (@SMRS) Color register exists only one per DQi which both banks share. So does Mask Register. Color or mask is loaded into chip through DQ pin.
3. MRS can be issued only at both banks precharge state. SMRS can be issued only if DQs are idle. A new command can be issued at the next clock of MRS/SMRS.
4. Auto refresh functions as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/Self refresh can be issued only at both precharge state.
5. A10: bank select address. If "Low" at read, (block) write, row active and precharge, bank A is selected. If "High" at read, (block) write, row active and precharge, bank B is selected. If A9 is "High" at row precharge, A10 is ignored and both banks are precharged.
6. It is determined at row active cycle whether normal/block write operates in write per bit mode or not. For A bank write, at A bank row active, for B bank write, at B bank row active. Terminology: Write per bit = I/O mask. (Block) Write with write per bit mode = masked (block) write.
7. During burst read or write with auto precharge, new read/(block) write command cannot be issued. Another bank read/(block) write command can be issued at  $t_{RP}$  after the end of burst.
8. Burst stop command is valid only at full page burst length.
9. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (write DQM latency is 0) but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2.)
10. Graphic features added to SDRAMs original features. If SDF is tied to low, graphic functions are disabled and chip operates as a 16M SDRAM with 32 DQs.

**Table 5. SGRAM vs SDRAM**

SDRAM Function	MRS		Bank Active		Write	
	DSF	L H	L H	L H	L H	L H
SGRAM Function	MRS	SMRS	Bank Active with Write per bit Disable	Bank Active with Write per bit Enable	Normal Write	Block Write

**Notes:**

1. If DSF is low, SGRAM functionality is identical to SDRAM functionality.
2. SGRAM can be used as a unified memory by the appropriate DSF control; SGRAM = Graphic Memory + Main Memory.

**Table 6. Mode Register Field Table to Program Modes**

**Register Programmed with MRS**

Address		A10	A9	A8, A7	A6, A5, A4	A3	A2, A1, A0						
Function		RFU <sup>(1)</sup>	W.B.L. <sup>(2)</sup>	TM	CAS Latency	BT	Burst Length						
Test Mode			CAS Latency				Burst Type		Burst Length				
A8	A7	Type	A6	A5	A4	Latency	A3	Type	A2	A1	A0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	Reserved
0	1	Vendor Use Only	0	0	1	—	1	Interleave	0	0	1	2	Reserved
1	0		0	1	0	2	0		1	0	4	4	
1	1		0	1	1	3	0		1	1	8	8	
Write Burst Length			1	0	0	Reserved			1	0	0	Reserved	Reserved
<b>A9</b>	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved			1	1	1	256(Full) <sup>(3)</sup>	Reserved

**Special mode Register Programmed with SMRS**

Address	A10, A9, A8, A7	A6	A5	A4, A3, A2, A1, A0
Function	X	LC <sup>(4)</sup>	LM <sup>(4)</sup>	X
		<b>Load Color</b>	<b>Load Mask</b>	
		A6 Function	A5 Function	
		0 Disable	0 Disable	
		1 Enable	1 Enable	

**Notes:**

1. RFU (Reserved for Future Use) should stay “0” during MRS cycle.
2. If A9 is high during MRS cycle, “Burst Read Single Bit Write” function will be enabled.
3. The full column burst (256-bit) is available only at Sequential mode of burst type.
4. If LC and LM both high (1), data of mask and color register will be unknown.

**POWER UP SEQUENCE**

1. Apply power and start clock, attempt to maintain DKE = “H” and the other pins are NOP condition at the inputs.
  2. Maintain stable power, stable clock and NOP input condition for a minimum of 200 μs.
  3. Issue precharge commands for all banks of the devices.
  4. Issue two or more auto-refresh commands.
  5. Issue a mode register set command to initialize the mode register.
  6. Sequence of 4 and 5 may be changed.
- The device is now ready for normal operation.

Table 7. Burst Sequence (Burst Length = 4)

Initial Address		Sequential				Interleave			
A1	A0								
0	0	0	1	2	3	0	1	2	3
0	1	1	2	3	0	1	0	3	2
1	0	2	3	0	1	2	3	0	1
1	1	3	0	1	2	3	2	1	0

Table 8. Burst Sequence (Burst Length = 8)

Initial Address			Sequential								Interleave								
A2	A1	A0																	
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6	
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5	
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4	
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2	
1	1	0	6	7	0	1	2	3	4	5	6	7	6	7	4	5	2	3	0
1	1	1	7	0	1	2	3	4	5	6	7	7	6	5	4	3	2	1	0

Table 10. Pixel to DQ Mapping (at Block Write)

Column Address			3 Byte	2 Byte	1 Byte	0 Byte
A2	A1	A0	I/O31-I/O24	I/O23-I/O16	I/O15-I/O8	I/O7-I/O0
0	0	0	DQ24	DQ 16	DQ8	DQ0
0	0	1	DQ25	DQ 17	DQ9	DQ1
0	1	0	DQ26	DQ18	DQ10	DQ2
0	1	1	DQ27	DQ19	DQ11	DQ3
1	0	0	DQ28	DQ20	DQ12	DQ4
1	0	1	DQ29	DQ21	DQ13	DQ5
1	1	0	DQ30	DQ22	DQ14	DQ6
1	1	1	DQ31	DQ23	DQ 15	DQ7



## DEVICE OPERATIONS

### Clock (CLK)

The clock input is used as the reference for all SGRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between  $V_{IL}$  and  $V_{IH}$ . During operation with  $\overline{CKE}$  high all inputs are assumed to be in valid state (low or high) for the duration of setup and hold time around positive edge of the clock for proper functionality and  $I_{CC}$  specifications.

### Clock Enable (CKE)

The clock enable (CKE) gates the clock onto SGRAM. If  $\overline{CKE}$  goes low synchronously with clock (set-up and hold time same as other inputs), the internal clock suspended from the next clock cycle and the state of output and burst address is frozen as long as the  $\overline{CKE}$  remains low. All other inputs are ignored from the next clock cycle after  $\overline{CKE}$  goes low. When both banks are in the idle state and  $\overline{CKE}$  goes low synchronously with clock, the SGRAM enters the power down mode from the next clock cycle. The SGRAM remains in the power down mode ignoring the other inputs as long as  $\overline{CKE}$  remains low. The power down exit is synchronous as the internal clock is suspended. When  $\overline{CKE}$  goes high at least " $t_{SS}+ICLOCK$ " before the high going edge of the clock, then the SGRAM becomes active from the same clock edge accepting all the input commands.

### Bank Select (A10)

This SGRAM is organized as two independent banks of 262,144 words x 32 bits memory arrays. The A10 inputs are latched at the time of assertion of  $\overline{RAS}$  and  $\overline{CAS}$  to select the bank to be used for the operation. When A10 is asserted low, bank A is selected. When A10 is latched high, bank B is selected. The banks select A10 is latched at bank activate, read, write, mode register set and precharge operations.

### Address Inputs (A0-A9)

The 18 address bits are required to decode the 262,144 word locations are multiplexed into ten address input pins (A0-A9). The 10-bit row address is latched along with  $\overline{RAS}$  and A10 during bank activate command. The 8-bit column address is latched along with  $\overline{CAS}$ ,  $\overline{WE}$  and A10 during read or with command.

### NOP and Device Deselect

When  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  are high, The SGRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate,

burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting  $\overline{CS}_{high}$ .  $\overline{CS}_{high}$  disables the command decoder so that  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , DSF and all the address inputs are ignored.

### Power-up

The following sequence is recommended for Power-up:

1. Power must be applied to either  $\overline{CKE}$  and DQM inputs to pull them high and other pins are NOP condition at the condition at the inputs before or along with  $V_{DD}$  (and  $V_{DDQ}$ ) supply.  
The clock signal must also be asserted at the same time.
2. After  $V_{DD}$  reaches the desired voltage, a minimum pause of 200 microseconds is required with inputs in NOP condition.
3. Both banks must be precharged now.
4. Perform a minimum of two auto refresh cycles to stabilize the internal circuitry.
5. Perform a Mode Register Set cycle to program the  $\overline{CAS}$  latency, burst length and burst type as the default value of mode register is undefined.

At the end of one clock cycle from the mode register set cycle, the device is ready for operation.

When the above sequence is used for Power-up, all the outputs will be in high-impedance state. The high-impedance of outputs is not guaranteed in any other power-up sequence.

**Note:** Sequence of 4 and 5 may be changed.

### Mode Register Set (MRS)

The mode register stores the data for controlling the various operating modes of SGRAM. It programs the  $\overline{CAS}$  latency, burst type, addressing, burst length, test mode and various vendor specific options to make SGRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SGRAM. The mode register is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and DSF (The SGRAM should be in active mode with  $\overline{CKE}$  already high prior to writing the mode register). The state of address pins A0-A9 and A10 in the same cycle as  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and DSF going low is the data written in the mode register. One clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as both banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length field uses A0-A2, burst type

uses A3,  $\overline{\text{CAS}}$  latency (read latency from column address) A4-A6, A7-A8 and A10 are used for vendor specific options or test mode use. And the write burst length is programmed using A9. A7-A8 and A10 must be set to low for normal SGRAM operation. Refer to the table for specific codes for various burst length, addressing modes and CAS latencies.

### Bank Activate

The bank activate command is used to select a random row in an idle bank. By asserting low on  $\overline{\text{RAS}}$  and  $\overline{\text{CS}}$  with desired row and bank addresses, a row access is initiated. The read or write operation can occur after a time delay of  $t_{\text{RCD}}$  (min) from the time of bank activation.  $t_{\text{RCD}}$  (min) is the internal timing parameter of SGRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing  $t_{\text{RCD}}$  (min) with cycle time of the clock and then rounding of the result to the next higher integer. The SGRAM has two internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of both banks immediately. Also the noise generated during sensing of each bank of SGRAM is high requiring some time for power supplies to recover before another bank can be sensed reliably.  $t_{\text{RRD}}$  (min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to  $t_{\text{RCD}}$  specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by  $t_{\text{RAS}}$  (min). Every SGRAM bank activate command must satisfy  $t_{\text{RAS}}$  (min) specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by  $t_{\text{RAS}}$  (max). The number of cycles for both  $t_{\text{RAS}}$  (min) and  $t_{\text{RAS}}$  (max) can be calculated similar to  $t_{\text{RCD}}$  specification.

### Burst Read

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on  $\overline{\text{CS}}$  and  $\overline{\text{RAS}}$  with  $\overline{\text{WE}}$  being high on the positive edge of the clock. The bank must be active for at least  $t_{\text{RCD}}$  (min) before the burst read command is issued. The first output appears in  $\overline{\text{CAS}}$  latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed. The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output

goes into high-impedance at the end of burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid for all burst length.

### Burst Write

The burst write command is similar to burst read command, and is used to write data into the SGRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing may not have been completed yet. The writing can not complete burst length. The burst write can be terminated by issuing a burst read and DQM for blocking data inputs or burst write in the same or the other active bank.

The write burst can also be terminated by using DQM for blocking data and precharging the bank "trDL" after the last data input to be written into the active row. See DQM Operation also.

### DQM Operation

The DQM is used mask input and output operations. It works similar to OE during operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interrupts of write with read or precharge in the SGRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is required. DQM is also used for device selection and bus control in a memory system. DQM0 controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, DQM3 controls DQ24 to DQ31. DQM masks the DQs by a byte regardless that the corresponding DQs are in a state of WPB masking or Pixel masking. Please refer to DQM timing diagram also.

### Precharge

The precharge is performed on an active bank by asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{WE}}$  and A9 with valid A10 of the bank to be precharged. The precharge command can be asserted anytime after  $t_{\text{RAS}}$  (min) is satisfied from the bank activate command in the desired bank. "trP" is defined as the minimum time required to precharge a bank.

The minimum number of clock cycles required to complete row precharge is calculated by dividing “trp” with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by t<sub>RAS</sub> (max). Therefore, each bank has to be precharged within t<sub>RAS</sub> (max) from the bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again.

Entry to Power Down, Auto refresh, Self refresh and Mode register Set etc. is possible only when both banks are in idle state.

### Auto Precharge

The precharge operation can also be performed by using auto precharge. The SGRAM internally generates the timing to satisfy t<sub>RAS</sub> (min) and “trp” for the programmed burst length and  $\overline{\text{CAS}}$  latency. The auto precharge command is issued at the same time as burst write by asserting high on A9. If burst read or burst write command is issued with low on A9, the bank is left active until a new command is asserted. Once auto precharge command is given, no new command are possible to that particular bank until the bank achieves idle state.

### Both Banks Precharge

Both banks can be precharged at the same time by using Precharge all command. Asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$  and  $\overline{\text{WE}}$  with high on A9 after all banks have satisfied t<sub>RAS</sub> (min) requirement, performs precharge on both banks. At the end of trp after performing precharge all, all banks are in idle state.

### Auto Refresh

The storage cells of SGRAM need to be refreshed every 32 ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  with high on CKE and  $\overline{\text{WE}}$ . The auto refresh command can only be asserted with both banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle). The time required to complete the auto refresh operation is specified by t<sub>RC</sub> (min). The minimum number of clock cycles required can be calculated by driving t<sub>RC</sub> with clock cycle time and them rounding up to the next higher integer. The auto refresh command must be followed by NOPs until the auto refresh operation is completed. Both banks will be in the idle state at the end of auto refresh operation. The auto

refresh is the preferred refresh mode when the SGRAM is being used for normal data transactions. The auto refresh cycle can be performed once in 15.6 μs or the burst of 2048 auto refresh cycles in 32 ms.

### Self Refresh

The self refresh is another refresh mode available in the SGRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SGRAM. In self refresh mode, the SGRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing is internally generated to reduce power consumption.

The self refresh mode is entered from all banks idle state by asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and CKE with high on  $\overline{\text{WE}}$ . Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including clock are ignored to remain in the refresh.

The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of t<sub>RC</sub> before the SGRAM reaches idle state to begin normal operation. If the system uses burst auto refresh during normal operation, it is recommended to use burst 2048 auto refresh cycles immediately after exiting self refresh.

### Define Special Function (DSF)

The DSF controls the graphic applications of SGRAM. If DSF is tied to low, SGRAM functions as 256K x 32 x 2 Bank SGRAM. SGRAM can be used as an unified memory by the appropriate DSF command. All the graphic function mode can be entered only by setting DSF high when issuing commands which otherwise would be normal SGRAM commands.

SGRAM functions such as  $\overline{\text{RAS}}$  Active, Write and WCBR change to SGRAM functions such as  $\overline{\text{RAS}}$  Active with WPB, Block Write and SWCBR respectively that DSF controls.

### Special Mode Register Set (SMRS)

There are two kinds of special mode registers in SGRAM. One is color register and the other is mask register. Those usage will be explained at “Write Per Bit” and “Block Write” session. When A5 and DSF goes high in the same cycle as  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  going low, load color register is filled with color data for associated DQ's through the DQ pins. If both A5 and A6 are high at SMRS, data of mask and color cycle is required to complete the write in the mask register and the color register at LMR and LCR respectively. The next color of LMR and LCR, a new commands can be

issued. SMRS, compared with MRS, can be issued at the active state under the condition that DQs are idle. As in write operation, SMRS accepts the data needed through DQ pins. Therefore it should be attended not to induce bus contention. The more detailed materials can be obtained by referring corresponding timing diagram.

### Write Per Bit

Write per bit (i.e., I/O mask mode) for SGRAM is a function that selectively masks bits of data being written to the devices. The mask is stored in an internal register and applied to each bit of data written when enable. Bank active command with DSF=High enable write per bit for the associated bank. The mask used for write per bit operations is stored in the mask register accessed by SWCBR (Special Mode Register Set Command). When a mask bit=0, the associated data bit is unaltered when a write command is executed and the write per bit has been enable for the bank being written. No additional timing conditions. Write per bit writes can be either masking is the same for write per bit and non-WPB write.

### Block Write

Block write is a feature allowing the simultaneous writing of consecutive eight columns of data within a RAM device during a single access cycle. During block write the data to be written comes from the internal "color" register and DQ I/O pins are used for independent column selection. The block of column to be written is aligned on 8-column boundaries and is defined by the column address with the three LSBs ignored. Write command with DSF=1 enable block write for the associated bank. The block width is eight columns where column="n" bits for by "n" part. The color register is the same width as the data port of the chip. It is width via a SWCBR where data present on the DQ pins is to be coupled into the internal color register. The color register provides the data masked by the DQ column select, WPB mask (if enable), and DQM byte mask. Column data masking (Pixel masking) is provided on an individual column basis for each byte of data. The column mask is driven on the DQ pins during a block write command. The DQ column mask function is segmented on a per bit basis (i.e., DQ[0:7] provided the column mask for data bits [0:7], DQ[8:15] provided the column mask for data bits [8:15], DQ0 masks column [0] for data bits [0:7], DQ9 masks column [1] for data bits [8:15], etc.). Block writes are always non-burst independent of the burst length that has been programmed into to the mode register. If write per bit was enabled by the bank active command with DSF=1, then write per bit masking of the color register data is enabled.

If write per bit was disabled by a bank active command with DSF=0, the write per bit masking of the color register data is disabled. DQM masking provides independent data byte masking during normal write operations, except that the control is extended to the consecutive eight columns of the block write.





Figure 3. Timing Diagram to Illustrate  $t_{bwc}$ . (2CLK Cicle Block Write)


Table 11. Summary of SGRAM Basic Features and Benefits

Features	256K x 32 x 2 SGRAM	Benefits
Interface	Synchronous	Better interaction between memory and system without wait-state of asynchronous DRAM. High speed vertical and horizontal drawing. High operation frequency allows performance gain for SCROLL, FILL, and BitBLT.
Bank	2 each	Pseudo-infinite row length by on-chip interleaving operation. Hidden row activation precharge.
Page Depth /1 Row	256 bit	High-speed vertical and horizontal drawing.
Total Page Depth	2048 bytes	High speed vertical and horizontal drawing.
Burst Length (Read)	1, 2, 4, 8 Full Page	Programmable burst of 1, 2, 4, 8 and full page transfer per column address.
Burst Length (Write)	1 2 4 8 Full Page	Programmable burst of 1, 2, 4, 8 and full page transfer per column address.
	BRSW	Switch to burst length of 1 at write without MRS.
Burst Type	Sequential & Interleave	Compatible with Intel and Motorola CPU based system.
CAS Latency	2, 3	Programmable CAS latency.
Block Write	8-Column	High speed FILL, CLEAR, Text with color registers. Maximum 32-byte data transfer (e.g., for 8bpp: 32 pixels) with plane and byte masking functions.
Color Register	1 each	A and B bank share.
Mask Register	1 each	Write-per-bit capability (bit plane masking). A and B bank share.
	DQM0-3	Byte masking (pixel masking for 8bpp system) for data-out/in.
Mask function	Write per bit	Each bit of the mask register directly controls a corresponding bit plane.
	Pixel Mask at Block Write	Byte masking (pixel masking for 8bpp system) for color DQi.

**BASIC FEATURES AND FUNCTION DESCRIPTION**



**Figure 4. Clock Suspend**



**Figure 5. DQM Operation**




Figure 6.  $\overline{CAS}$  Interrupt (I)




Figure 7.  $\overline{\text{CAS}}$  Interrupt (II): Read Interrupted by Write and DQM






Figure 8. Write Interrupted by Precharge and DQM




Figure 9. Precharge




Figure 10. Auto Precharge




Figure 11. Burst Stop and Precharge Interrupted




Figure 12. MRS and SMRS




Figure 13. Clock Suspend Exit and Power Down Exit




Figure 14. Auto Refresh and Self Refresh

Table 11. About Burst Type Control

Basic Mode	Sequential Counting	At MRS, A3="0". See the Burst Sequence Table. (BL=4, 8) BL=1, 2, 4, 8 and full page wrap around.
	Interleave Counting	At MRS A3="1". See the Burst Sequence Table. (BL=4, 8) BL=4, 8. At BL=1, 2 Interleave Counting = Sequential Counting
Pseudo-Mode	Pseudo-Document Sequential Counting	At MRS A3="1". (See to interleave Counting Mode) Starting Address LSB 3 bits A 0-2 should be "000" or "111". @BL=8 — if LSB ="000": Increment Counting. — if LSB ="111": Decrement Counting. For Example, (Assume Addresses except LSB 3 bits are all 0, BL=8) — @ write, LSB ="000", Accessed Column in order 0-1-2-3-4-5-6-7 — @ read, LSB ="111", Accessed Column in order 7-6-5-4-3-2-1-0 At BL=4, same applications are possible. As above example, at interleave Counting mode, by confining starting address to some value, Pseudo-Decrement Counting Mode can be realize. See the Burst Sequence Table carefully.
	Pseudo-Binary Counting	At MRS A3="0". (See to Sequential Counting Mode) A0-2 ="111". (See to Full Page Mode). Using Full Page Mode and Burst Stop Command, Binary Counting Mode can be realized. — @ Sequential Counting, Accessed Column in order 3-4-5-6-7-1-2-3 (BL=8) — @ Pseudo-Binary Counting Accessed Column in order 3-4-5-6-7-8-9-10 (Burst Stop command) <b>Note:</b> The next column address of 256 is 0.
Random Mode	Random Column Access, t <sub>CCD</sub> = 1 CLK	Every cycle Read/Write Command with random column address can realize Random Column Access. That is similar to Extended Data Out (EDO) Operation of conventional DRAM.

Table 12. About Burst Length Control

Basic Mode	1	At MRS A2, 1, 0 = "000". At auto precharge, t <sub>RAS</sub> should not be violated.
	2	At MRS A2, 1, 0 = "001". At auto precharge, t <sub>RAS</sub> should not be violated.
	4	At MRS A2, 1, 0 = "010".
	8	At MRS A2, 1, 0 = "011".
	Full Page	At MRS A2, 1, 0 = "111". Wrap around mode (infinite burst length) should be stopped by burst stop. $\overline{RAS}$ interrupt or $\overline{CAS}$ interrupt.
Special Mode	BRSW	At MRS A9 = "1". Read Burst =1, 2, 4, 8, full page/write Burst =1. At auto precharge of write, t <sub>RAS</sub> should not be violated.
	Block Write	8-Column Block Write. LSB A0-2 are ignored. Burst length =1. t <sub>RAS</sub> should not be violated. At auto precharge, t <sub>RAS</sub> should not be violated.
Random Mode	Burst Stop	t <sub>BDL</sub> =1, Valid DQ after burst stop is 1, 2 for CL=2, 3 respectively. Using burst stop command, random mode it is possible only at full page burst length.
Interrupt Mode	$\overline{RAS}$ Interrupt	Before the end of burst, Row precharge command of the same bank stops read/write burst with Row precharge. t <sub>RD</sub> =1 with DQM, valid DQ after burst stop is 1, 2 for CL=2, 3 respectively. During read/write burst with auto precharge, $\overline{RAS}$ interrupt can not be issued.
	$\overline{CAS}$ Interrupts	Before the end of burst, new read/write stops read/write burst and starts new read/write burst or block write. During read write burst with auto precharge, $\overline{CAS}$ interrupt can not be issued.

**Table 13. Mask Function Procedure**

## 1. Normal Write

I/O masking: By Mask at Write Per Bit Mode, the selected bit planes keep the original data.  
*If bit plane 0, 3, 7, 9, 19, 22, 24, and 31 keep the original value.*

## a. STEP

I. SMRS(LMR): Load mask [31-0]="0111, 1110, 1011, 0111, 1111, 1101, 0111, 0110"

II. Row Active with DSF "H": Write Per Bit Mode Enable

III. Perform Normal Write

## b. Illustration

I/O (=DQ)	31	24	23	16	15	8	7	0
External Data-in	11111111		11111111		00000000		00000000	
DQM <sub>i</sub>	DQM3=0		DQM2=0		DQM1=0		DQM0=1	
Mask Register	01111110		10110111		11111101		01110110	
Before Write	00000000		00000000		11111111		11111111	
After Write	01111110		10110111		00000010		11111111	

DQM byte masking

## 2. Block Write

Pixel masking: By Pixel Data issued through DQ pin, the selected pixels keep the original data.

See Pixel To DQ Mapping Table.

*If Pixel 0, 4, 9, 13, 18, 22, 27, and 31 keep the original white color.*

Assume 8bpp

White = "0000, 0000", Red = "1010, 0011", Green = "1110, 0001", Yellow = "0000, 1111", Blue = "1100, 0011"

## a. STEP

I. SMRS(LCR): Load color (for 8bpp, through x32 DQ color0-3 are loaded into color registers). Load  
 (color3, color2, color1, color0) = (Blue, Green, Yellow, Red)

"1100,0011,1110,0001,0000,1111,1010,0011"

II. Row Active with DSF "L": I/O Mask by Write Per Bit Mode Disable

III. Block write with DQ[31-0] = "0111, 0111, 1011, 1011, 1101, 1101, 1110, 1110"

Table 13. Mask Function Procedure (continued)

b. Illustration

I/O (=DQ) <sup>(1)</sup>	31	24	23	16	15	8	7	0
DQMi	DQM3=0		DQM2=0		DQM1=0		DQM0= 1	
Color Register	Color3=Blue		Color2=Green		Color1=Yellow		Color0=Red	
Before Block Write & DQ (Pixel data)								
000	White DQ24=H		White DQ16=H		White DQ8=H		White DQ0=L	
001	White DQ25=H		White DQ17=H		White DQ9=L		White DQ1=H	
010	White DQ26=H		White DQ18=L		White DQ10=H		White DQ2=H	
011	White DQ27=L		White DQ19=H		White DQ11=H		White DQ3=H	
100	White DQ28=H		White DQ20=H		White DQ12=H		White DQ4=L	
101	White DQ29=H		White DQ21=H		White DQ13=L		White DQ5=H	
110	White DQ30=H		White DQ22=L		White DQ14=H		White DQ6=H	
111	White DQ31=L		White DQ23=H		White DQ15=H		White DQ7=H	
After Block Write								
000	Blue		Green		Yellow		White	
001	Blue		Green		White		White	
010	Blue		White		Yellow		White	
011	White		Green		Yellow		White	
100	Blue		Green		Yellow		White	
101	Blue		Green		White		White	
110	Blue		White		Yellow		White	
111	White		Green		Yellow		White	

**Note:**

- At normal write, ONE column is selected among columns decoded by A2-0 (000-111).  
At block write, instead of ignored address A2-0, DQ0-31 control each pixel.

- Pixel and I/O masking: By Mask at Write Per Bit Mode, the selected bit planes keep the original data.  
By Pixel Data issued through DQ pin, the selected pixels keep the original data.  
See Pixel To DQ Mapping Table.

Assume 8bpp,

White = "0000, 0000", Red = "1010, 0011", Green = "1110, 0001", Yellow = "0000, 1111", Blue = ' 1100, 0011"

a. STEP

- SMRS(LCR): Load color (for 8bpp, through x 32 DQ color0-3 are loaded into color registers)  
Load (color3, color2, color1, color0, ) = (Blue, Green, Yellow, Red)  
="1100, 0011, 1110, 0001, 0000, 1111, 1010, 0011"
- SMRS(LMR) Load mask. Mask[31-0] = "1111, 1111, 1101, 1101, 0100, 0010, 0111, 0110"  
Byte 3 : No I/O Masking ; Byte 2: I/O Masking ; Byte 1: I/O and Pixel Masking ; Byte 0: DQM Byte Masking
- Row Active with DSF "H" : I/O mask by Write Per Bit Mode Enable
- Block Write with DQ [31-0] = "0111, 0111,1111, 1111, 0101, 0101, 1110, 1110" (Pixel Mask)

Table 13. Mask Function Procedure (continued)

## b. Illustration

I/O (=DQ) <sup>(1)</sup>	31	24	23	16	15	8	7	0
Color Register	Blue 11000011		Green 11100001		Yellow 00001111		Red 10100011	
DQMi	DQM3=0		DQM2=0		DQM1=0		DQM0=1	
Mask Register	11111111		11011101		01000010		01110110	
Before Write	Yellow 00001111		Yellow 00001111		Green 11100001		White 00000000	
After Write	Blue 11000011		Blue 11000011		Red 10100011		White 00000000	
↓ ↓ ↓ ↓								
I/O (=DQ) <sup>(1)</sup>	31	24	23	16	15	8	7	0
DQMi	DQM3=0		DQM2=0		DQM1=0		DQM0=1	
Color Register	Color3=Blue		Color2=Green		Color1=Yellow		Color0=Red	
Before Block Write & DQ (Pixel data)								
000	Yellow DQ24=H		Yellow DQ16=H		Green DQ8=H		White DQ0=L	
001	Yellow DQ25=H		Yellow DQ17=H		Green DQ9=L		White DQ1=H	
010	Yellow DQ26=H		Yellow DQ18=H		Green DQ10=H		White DQ2=H	
011	Yellow DQ27=L		Yellow DQ19=H		Green DQ11=L		White DQ3=H	
100	Yellow DQ28=H		Yellow DQ20=H		Green DQ12=H		White DQ4=L	
101	Yellow DQ29=H		Yellow DQ21=H		Green DQ13=L		White DQ5=H	
110	Yellow DQ30=H		Yellow DQ22=H		Green DQ14=H		White DQ6=H	
111	Yellow DQ31=L		Yellow DQ23=H		Green DQ15=L		White DQ7=H	
After Block Write								
000	Blue		Blue		Red		White	
001	Blue		Blue		Green		White	
010	Blue		Blue		Red		White	
011	Yellow	Blue	Green	White				
100	Blue		Blue		Red		White	
101	Blue		Blue		Green		White	
110	Blue		Blue		Red		White	
111	Yellow		Blue		Green		White	
↓ ↓ ↓ ↓								
PIXEL MASK			I/O MASK		PIXEL & I/O MASK		BYTE MASK	

**Note:**

- DQM byte masking.
- At normal write, ONE column is selected among columns decoded by A2-0 (000-111).  
At block write, instead of ignored address A2-0, DQ0-31 control each pixel.



Table 14. Function Truth Table

Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DSF	BA (A10)	ADDR	Action
IDLE	H	X	X	X	X	X	X	NOP
	L	H	H	H	X	X	X	NOP
	L	H	H	L	X	X	X	ILLEGAL <sup>(2)</sup>
	L	H	L	X	X	BA	CA	ILLEGAL <sup>(2)</sup>
	L	L	H	H	L	BA	RA	Row Active; Latch Row Address; Non-I/O Mask
	L	L	H	H	H	BA	RA	Row Active; Latch Row Address; I/O Mask
	L	L	H	L	L	X	PA	Auto Refresh or Self Refresh <sup>(4)</sup>
	L	L	H	L	H	BA	X	NOP
	L	L	L	H	L	X	X	Auto Refresh or Self Refresh <sup>(5)</sup>
	L	L	L	H	H	BA	X	ILLEGAL
	L	L	L	L	L		OP Code	Mode Register Access <sup>(5)</sup>
	L	L	L	L	H		OP Code	Special Mode Register Access <sup>(6)</sup>
	Row Active	H	X	X	X	X	X	X
L		H	H	H	X	X	X	NOP
L		H	H	L	X	X	X	ILLEGAL <sup>(2)</sup>
L		H	L	H	L	BA	CA, AP	Begin Read; Latch CA; Determine AP
L		H	L	H	H	X	X	ILLEGAL
L		H	L	L	L	BA	CA, AP	Begin Write; Latch CA; Determine AP
L		H	L	L	H	BA	CA, AP	Begin Write; Latch CA; Determine AP
L		L	H	H	X	BA	RA	ILLEGAL <sup>(2)</sup>
L		L	H	L	L	BA	RA	Precharge
L		L	H	L	H	X	X	ILLEGAL
L		L	L	H	X	X	X	ILLEGAL
L		L	L	L	L	X	X	ILLEGAL
L		L	L	L	H		OP Code	Special Mode Register Access <sup>(6)</sup>
Read	H	X	X	X	X	X	X	NOP (Continue Burst to End → • Row Active)
	L	H	H	H	X	X	X	NOP (Continue Burst to End → • Row Active)
	L	H	H	L	L	X	X	Term burst → Row active
	L	H	H	L	H	X	X	ILLEGAL
	L	H	L	H	L	BA	CA, AP	Term burst, Begin Read; Latch CA; Determine AP <sup>(3)</sup>
	L	H	L	H	H	X	X	ILLEGAL
	L	H	L	L	L	BA	CA, AP	Term burst, Begin Write; Latch CA; Determine AP <sup>(3)</sup>
	L	H	L	L	H	BA	CA, AP	Term burst. Begin Write; Latch CA; Determine AP <sup>(3)</sup>
	L	L	H	H	X	BA	RA	ILLEGAL <sup>(2)</sup>
	L	L	H	L	L	BA	PA	Term Burst, Precharge timing for Reads <sup>(3)</sup>
	L	L	H	L	H	X	X	ILLEGAL
	L	L	L	X	X	X	X	ILLEGAL

Table 14. Function Truth Table (continued)

Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DSF	BA (A10)	ADDR	Action
Write	H	X	X	X	X	X	X	NOP (Continue Burst to End → • Row Active)
	L	H	H	H	X	X	X	NOP (Continue Burst to End → • Row Active)
	L	H	H	L	L	X	X	Term burst → • Row Active
	L	H	H	L	H	X	X	ILLEGAL
	L	H	L	H	L	BA	CA, AP	Term burst, Begin Read; Latch CA; Determine AP <sup>(3)</sup>
	L	H	L	H	H	X	X	ILLEGAL
	L	H	L	L	L	BA	CA, AP	Term burst, Begin Write; Latch CA; Determine AP <sup>(3)</sup>
	L	H	L	L	H	BA	CA, AP	Term burst, Begin Write; Latch CA; Determine AP <sup>(3)</sup>
	L	L	H	H	X	BA	RA	ILLEGAL <sup>(2)</sup>
	L	L	H	L	L	BA	RA	Term Burst: Precharge timing for Writes <sup>(3)</sup>
	L	L	H	H	H	X	X	ILLEGAL
Read with Auto Precharge	L	L	L	X	X	X	X	ILLEGAL
	H	X	X	X	X	X	X	NOP (Continue Burst to End → Precharge)
	L	H	H	H	X	X	X	NOP (Continue Burst to End → Precharge)
	L	H	H	L	X	X	X	ILLEGAL
	L	H	L	H	X	BA	CA, AP	ILLEGAL <sup>(2)</sup>
	L	H	L	L	X	BA	CA, AP	ILLEGAL <sup>(2)</sup>
	L	L	H	X	X	BA	RA, PA	ILLEGAL
	L	L	L	X	X	X	X	ILLEGAL <sup>(2)</sup>
	H	X	X	X	X	X	X	NOP (Continue Burst to End → Precharge)
	L	H	H	H	X	X	X	NOP (Continue Burst to End → Precharge)
	L	H	H	L	X	X	X	ILLEGAL
Precharge	L	H	L	H	X	BA	CA, AP	ILLEGAL <sup>(2)</sup>
	L	H	L	L	X	BA	CA, AP	ILLEGAL <sup>(2)</sup>
	L	L	H	X	X	BA	RA, PA	ILLEGAL
	L	L	L	X	X	X	X	ILLEGAL <sup>(2)</sup>
	H	X	X	X	X	X	X	NOP → Idle after tRP
	L	H	H	H	X	X	X	NOP → Idle after tRP
	L	H	H	L	X	X	X	ILLEGAL
Pre-charging	L	H	L	X	X	BA	CA, AP	ILLEGAL <sup>(2)</sup>
	L	L	H	H	X	BA	RA	ILLEGAL <sup>(2)</sup>
	L	L	H	L	X	BA	PA	NOP → Idle after tRP <sup>(2)</sup>
	L	L	L	X	X	X	X	ILLEGAL <sup>(4)</sup>
	H	X	X	X	X	X	X	NOP → Row Active after tBWC
	L	H	H	H	X	X	X	NOP → Row Active after tBWC
	L	H	H	L	X	X	X	ILLEGAL
Block Write Recovering	L	H	L	X	X	BA	CA, AP	ILLEGAL <sup>(2)</sup>
	L	L	H	H	X	BA	RA	ILLEGAL <sup>(2)</sup>
	L	L	H	L	X	BA	PA	Term Block Write: Precharge timing for Block Write <sup>(2)</sup>
	L	L	L	X	X	X	X	ILLEGAL <sup>(2)</sup>

Table 14. Function Truth Table (continued)

Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DSF	BA (A10)	ADDR	Action
Row	H	X	X	X	X	X	X	NOP → Row Active after $t_{RCD}$
Activating	L	H	H	H	X	X	X	NOP → Row Active after $t_{RCD}$
	L	H	H	L	X	X	X	ILLEGAL <sup>(2)</sup>
	L	H	L	X	X	BA	CA,AP	ILLEGAL <sup>(2)</sup>
	L	L	H	H	X	BA	RA	ILLEGAL <sup>(2)</sup>
	L	L	H	L	X	BA	PA	ILLEGAL <sup>(2)</sup>
	L	L	L	X	X	X	X	ILLEGAL <sup>(2)</sup>
Refreshing	H	X	X	X	X	X	X	NOP → Idle after $t_{RC}$
	L	H	H	X	X	X	X	NOP → Idle after $t_{RC}$
	L	H	L	X	X	X	X	ILLEGAL
	L	L	H	X	X	X	X	ILLEGAL
	L	L	L	X	X	X	X	ILLEGAL

**Abbreviations:**

RA = Row Address (A0-A9)

BA = Bank Address (A10)

PA = Precharge All (A9)

NOP = No Operation Command

CA = Column Address (A0-A7)

AP = Auto Precharge (A9)

**Notes:**

1. All entries assume the CKE was active (High) during the preceding clock cycle and the current clock cycle.
2. Illegal to bank in specified state; Function may be legal in the bank indicated by BA, depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
4. NOP to bank precharging or in idle state. May precharge bank indicated by BA (and PA).
5. Illegal if any bank is not idle.
6. Legal only if all banks are in idle or row active state.

Table 15. Function Truth Table for CKE

Current State	CKE (n-1)	CKE n	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DSF	ADDR	Action
Self Refresh									
	H	X	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	X	Exit Self Refresh → ••• after $t_{RC}^{(1)}$
	L	H	L	H	H	H	X	X	Exit Self Refresh → ••• after $t_{RC}^{(1)}$
	L	H	L	H	H	L	X	X	ILLEGAL
	L	H	L	H	L	X	X	X	ILLEGAL
	L	H	L	L	X	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	X	NOP (Maintain Self Refresh)
Both Bank Precharge Power Down									
	H	X	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	X	Exit Power Down → ABI <sup>(2)</sup>
	L	H	L	H	H	H	X	X	Exit Power Down → ABI <sup>(2)</sup>
	L	H	L	H	H	L	X	X	ILLEGAL
	L	H	L	H	L	X	X	X	ILLEGAL
	L	H	L	L	X	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	X	NOP (Maintain Low Power Mode)
All Banks Idle									
	H	H	X	X	X	X	X	X	Refer to Table 14
	H	L	H	X	X	X	X	X	Enter Power Down <sup>(3)</sup>
	H	L	L	H	H	H	X	X	Enter Power Down <sup>(3)</sup>
	H	L	L	H	H	L	X	X	ILLEGAL
	H	L	L	H	L	X	X	X	ILLEGAL
	H	L	L	L	H	X	X	X	ILLEGAL
	H	L	L	L	L	H	X	X	Enter Self Refresh
	H	L	L	L	L	L	X	X	ILLEGAL
	L	L	X	X	X	X	X	X	NOP
Any State Other Than Listed Above									
	H	H	X	X	X	X	X	X	Refer to Operations in Table 14
	H	L	X	X	X	X	X	X	Begin Clock Suspend next cycle <sup>(4)</sup>
	L	H	X	X	X	X	X	X	Exit Clock Suspend next cycle <sup>(4)</sup>
	L	L	X	X	X	X	X	X	Maintain Clock Suspend

**Abbreviations:**

ABI = All Banks Idle

**Notes:**

1. After CKEs low-to-high transition to exit self refresh mode. And a time of  $t_{RC}(\text{min})$  has to be elapse after CKEs low-to-high transition to issue a new command.
2. CKE low to high transition is asynchronous as if restart internal clock.  
A minimum setup time "tss + one clock" must be satisfy before any command other than exit.
3. Power down and self refresh can be entered only from the all banks idle state.
4. Must be a legal command.

Table 16. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Parameters	Rating	Unit
V <sub>CC</sub> MAX	Maximum Supply Voltage	-1.0 to +4.6	V
V <sub>CCQ</sub> MAX	Maximum Supply Voltage for Output Buffer	-1.0 to +4.6	V
V <sub>IN</sub>	Input Voltage	-1.0 to +4.6	V
V <sub>OUT</sub>	Output Voltage	-1.0 to +4.6	V
P <sub>D</sub> MAX	Allowable Power Dissipation	1	W
I <sub>CS</sub>	Output Shorted Current	50	mA
T <sub>OPR</sub>	Operating Temperature	0 to +70	°C
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C

Table 17. DC Recommended Operating Conditions<sup>(2)</sup> (At T<sub>A</sub> = 0 to +70°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub> , V <sub>CCQ</sub>	Supply Voltage	3.0	3.3	3.6	V
V <sub>IH</sub>	Input High Voltage	2.0	—	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3	—	+0.8	V

**Note:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are referenced to GND.
3. V<sub>IH</sub> (max) = 5.5V for pulse width ≤ 5 ns.
4. V<sub>IL</sub> (min) = 1.5V for pulse width ≤ 5 ns.

Table 18. Capacitance Characteristics (At T<sub>A</sub> = 0 to +25°C, V<sub>CC</sub> = V<sub>CCQ</sub> = 3.3V ± 0.3V, f = 1 MHz)

Symbol	Parameter	Typ.	Max.	Unit
C <sub>IN1</sub>	Input Capacitance: A0-A10	—	4	pF
C <sub>IN2</sub>	Input Capacitance: CLK, CKE, $\overline{\text{CS}}$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , DSF, DQM0-3	—	4	pF
CI/O	Data Input/Output Capacitance: DQ0-DQ31	—	5	pF



Table 20. AC Characteristics<sup>(1,2,3)</sup>

Symbol	Parameter		-7		-8		-10		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CK</sub>	Clock Cycle Time	$\overline{\text{CAS}}$ Latency = 3	7	—	8	—	10	—	ns
		$\overline{\text{CAS}}$ Latency = 2	10	—	12	—	13	—	
t <sub>AC</sub>	Access Time From CLK <sup>(4)</sup>	$\overline{\text{CAS}}$ Latency = 3	—	6	—	6.5	—	7	ns
		$\overline{\text{CAS}}$ Latency = 2	—	7	—	8	—	9	
t <sub>CHI</sub>	CLK HIGH Level Width		2.5	—	3	—	3.5	—	ns
t <sub>CL</sub>	CLK LOW Level Width		2.5	—	3	—	3.5	—	ns
t <sub>OH</sub>	Output Data Hold Time	$\overline{\text{CAS}}$ Latency = 3	2.5	—	2.5	—	2.5	—	ns
		$\overline{\text{CAS}}$ Latency = 2	2.5	—	2.5	—	2.5	—	
		$\overline{\text{CAS}}$ Latency = 1	2.5	—	2.5	—	2.5	—	
t <sub>LZ</sub>	Output LOW Impedance Time		0	—	0	—	0	—	ns
t <sub>HZ</sub>	Output HIGH Impedance Time <sup>(5)</sup>	$\overline{\text{CAS}}$ Latency = 3	4	6	4	8	4	10	ns
		$\overline{\text{CAS}}$ Latency = 2	4	10	4	12	4	14	
t <sub>DS</sub>	Input Data Setup Time		2	—	2.5	—	3	—	ns
t <sub>DH</sub>	Input Data Hold Time		1	—	1	—	1	—	ns
t <sub>AS</sub>	Address Setup Time		2	—	2.5	—	3	—	ns
t <sub>AH</sub>	Address Hold Time		1	—	1	—	1	—	ns
t <sub>CKS</sub>	CKE Setup Time		2	—	2.5	—	3	—	ns
t <sub>CKH</sub>	CKE Hold Time		1	—	1	—	1	—	ns
t <sub>CKA</sub>	CKE to CLK Recovery Delay Time		1CLK+3	—	1CLK+3	—	1CLK+3	—	ns
t <sub>CS</sub>	Command Setup Time ( $\overline{\text{CS}}$ , RAS, $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , DQM, DSF)		2	—	2.5	—	3	—	ns
t <sub>CH</sub>	Command Hold Time ( $\overline{\text{CS}}$ , RAS, $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , DQM, DSF)		1	—	1	—	1	—	ns
t <sub>RC</sub>	Command Period (REF to REF / ACT to ACT)		63	—	72	—	90	—	ns
t <sub>TRAS</sub>	Command Period (ACT to PRE)		45	100,000	48	102,000	50	102,000	ns
t <sub>RP</sub>	Command Period (PRE to ACT)		21	—	24	—	26	—	ns
t <sub>RCd</sub>	CAS to RAS Delay		20	—	20	—	20	—	ns
t <sub>RRD</sub>	Command Period (ACT [0] to ACT[1])		14	—	16	—	20	—	ns
t <sub>DPL</sub>	Last Data In To Precharge Command Delay Time	$\overline{\text{CAS}}$ Latency = 3	14	—	16	—	20	—	ns
		$\overline{\text{CAS}}$ Latency = 2	14	—	16	—	20	—	
t <sub>DAL</sub>	Last Data In To Active / Refresh Command Delay time (Auto-Precharge, same bank)	$\overline{\text{CAS}}$ Latency = 3	35	—	40	—	50	—	ns
		$\overline{\text{CAS}}$ Latency = 2	35	—	40	—	50	—	
t <sub>BDPL</sub>	Block Write to Precharge Command Delay Time		14	—	16	—	20	—	ns
t <sub>BWC</sub>	Block Write Cycle Time		14	—	16	—	20	—	ns
t <sub>T</sub>	Transition Time		1	30	1	30	1	30	ns
t <sub>REF</sub>	Refresh Cycle Time		—	32	—	32	—	32	ns

**Notes:**

- When power is first applied, memory operation should be started 100  $\mu$ s after V<sub>CC</sub> and V<sub>CCQ</sub> reach their stipulated voltages. Also note that the power-on sequence must be executed before starting memory operation.
- Measured with t<sub>r</sub> = 1 ns.
- The reference level is 1.4V when measuring input signal timing. Rise and fall times are measured between V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.).
- Access time is measured at 1.4V with the load shown in the figure below.
- The time t<sub>HZ</sub> (max.) is defined as the time required for the output voltage to transition by  $\pm$  200 mV from V<sub>OH</sub> (min.) or V<sub>OL</sub> (max.) when the output is in the high impedance state.

Figure 21. Operating Frequency / Latency Relationships

Symbol	Parameter	-7		-8		-10		Units
<b>CL</b>		<b>3</b>	<b>2</b>	<b>3</b>	<b>2</b>	<b>3</b>	<b>2</b>	
tCK	Clock Cycle Time	7	10	8	12	10	15	ns
—	Operating Frequency	143	100	125	83	100	66	MHz
tCAC	CAS Latency	3	2	3	2	3	2	cycle
tRCD	Active Command to Read/Write Command Delay Time	3	2	3	2	3	2	cycle
tRAC	RAS Latency (tRCD + tCAC)	6	4	6	4	6	4	cycle
tRC	Command Period (REF to REF/ACT to ACT)	9	6	9	6	9	6	cycle
tRAS	Command Period (ACT to PRE)	6	4	6	4	6	4	cycle
tRP	Command Period (PRE to ACT)	3	2	3	2	3	2	cycle
tRRD	Command Period (ACT[0] to ACT [1])	2	2	3	2	2	3	cycle
tCCD	Column Command Delay Time (READ, READA, WRIT, WRITA)	1	1	1	1	1	1	cycle
tDPL	Last Data In to Precharge Command Delay Time	2	2	2	2	2	2	cycle
tDAL	Last Data In to Active/Refresh Command Delay Time (Auto-Precharge, Same Bank)	5	4	5	4	5	4	cycle
tRBD	Burst Stop Command to Output in HIGH-Z Delay Time (Read)	3	2	3	2	3	2	cycle
tWBD	Burst Stop Command to Input in Invalid Delay Time (Write)	0	0	0	0	0	0	cycle
tRQL	Precharge Command to Output in HIGH-Z Delay Time (Read)	3	2	3	2	3	2	cycle
tWDL	Precharge Command to Input in Invalid Delay Time (Write)	0	0	0	0	0	0	cycle
tBDAL	Block Write to Active Command (Auto Precharge, Same Bank)	6	5	6	5	6	5	cycle
tEP	Last Data Out to Precharge Command	-2	-1	-2	-1	-2	-1	cycle
tSMCD	Special Mode Register Set to Command	1	1	1	1	1	1	cycle
tRR	Register Set Command to Register Set Command	2	2	2	2	2	2	cycle
tPQL	Last Output to Auto-Precharge Start Time (Read)	-2	-1	-2	-1	-2	-1	cycle
tQMD	DQM to Output Delay Time (Read)	2	2	2	2	2	2	cycle
tDMD	DQM to Input Delay Time (Write)	0	0	0	0	0	0	cycle
tMCD	Mode Register Set to Command Delay Time	1	1	1	1	1	1	cycle



AC TIMING WAVEFORMS




Figure 18. Power On Sequence and Auto Refresh



**Notes:**

- All inputs can be "Don't Care" when  $\overline{CS}$  is high at the CLK high going edge.
- Bank active and read/write are controlled by A10.

A10	Active and Read/Write
0	Bank A
1	Bank B

- Enable and disable auto precharge function are controlled by A9 in read/write command.

A9	A10	Operation
0	0	Disable auto precharge, leave bank A active at end of burst.
0	1	Disable auto precharge, leave bank B active at end of burst.
1	0	Enable auto precharge, precharge bank A at end of burst.
1	1	Enable auto precharge, precharge bank B at end of burst.

- A9 and A10 control bank precharge when precharge command is asserted.

A9	A10	Precharge
0	0	Bank A
0	1	Bank B
1	X	Both Bank

- Enable and disable Write-per Bit function are controlled by DSF in Row Active command.

A10	DSF	Operation
0	L	Bank A row active, disable write per bit function for bank A.
0	H	Bank A row active, enable write per bit function for bank A.
1	L	Bank B row active, disable write per bit function for bank B.
1	H	Bank B row active, enable write per bit function for bank B.

- Block write/normal write is controlled by DSF.

DSF	Operation	Minimum cycle time
L	Normal write	t <sub>CCD</sub>
H	Block write	t <sub>BWC</sub>

**Figure 19. Single Bit Read-Write-Read Cycle (Same Page) at  $\overline{CAS}$  Latency = 3, Burst Length = 1 (continued)**




Figure 20. Read and Write Cycle at Same Bank at Burst Length = 4




Figure 21. Page Read and Write Cycle Same Bank at Burst Length = 4




Figure 22. Block Write Cycle (with Auto Precharge)




Figure 23. SMRS and Block/Normal Write at Burst Length = 4




Figure 24. Page Read Cycle at Different Bank at Burst Length = 4






Figure 25. Page Write Cycle at Different Bank at Burst Length = 4




Figure 26. Read and Write Cycle at Different Bank at Burst Length = 4




Figure 27. Read and Write Cycle with Auto Precharge at Burst Length = 4




Figure 28. Read and Write Cycle with Auto Precharge II at Burst Length = 4




Figure 29. Read and Write Cycle with Auto Precharge \*\*\* at Burst Length = 4




Figure 30. Read Interrupted by Precharge Command and Read Burst Stop Cycle (at Full Page Only)




Figure 32. Burst Read Single Bit Write Cycle at Burst Length = 2, BRSW




Figure 33. Clock Suspension and DQM Operation Cycle at  $\overline{CAS}$  Latency = 2, Burst Length = 4







Figure 34. Active/Precharge Power Down Mode at  $\overline{CAS}$  Latency = 2, Burst Length = 4

**Notes:****TO ENTER SELF REFRESH MODE**

1. CS, RAS, and CAS with CKE should be low at the same clock cycle.
2. After one clock cycle, all the inputs including the system clock can be "Don't Care" except for CKE.
3. The device remains in the self refresh mode as long as CKE stays "Low". Once the device enters self refresh mode minimum  $t_{RAS}$  is required before exit from self refresh.

**TO EXIT SELF REFRESH MODE**

4. System clock restart and be stable before returning CKE high.
5. CS starts from high.
6. Minimum  $t_{RC}$  is required after CKE going high to complete self refresh exit.
7. 2K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if system uses burst refresh.

**Figure 35. Self Refresh Entry and Exit Cycle**




Figure 36. Mode Register Set Cycle




Figure 37. Auto Refresh Cycle

**ORDERING INFORMATION****Commercial Range: 0°C to 70°C**

Frequency	Speed (ns) Cycle Time	Order Part No.	Package
143 MHz	- 7	IS42G32256-7PQ	PQFP
125 MHz	- 8	IS42G32256-8PQ	PQFP
100 MHz	-10	IS42G32256-10PQ	PQFP

**ISSI®*****Integrated Silicon Solution, Inc.***

2231 Lawson Lane  
Santa Clara, CA 95054  
Fax: (408) 588-0806  
Toll Free: 1-800-379-4774  
Email: sales@issi.com  
<http://www.issi.com>